Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Bøker - LAP LAMBERT Academic Publishing - 9783847336778 - 5. januar 2012
Ved uoverensstemmelse mellom cover og tittel gjelder tittel

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Shoab Ahmed Khan

Pris
Fr. 51,49

Bestillingsvarer

Forventes levert 21. - 29. jul
Legg til iMusic ønskeliste
Eller

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Media Bøker     Pocketbok   (Bok med mykt omslag og limt rygg)
Utgitt 5. januar 2012
ISBN13 9783847336778
Utgivere LAP LAMBERT Academic Publishing
Antall sider 184
Mål 150 × 11 × 226 mm   ·   292 g
Språk Tysk  

Vis alle

Mer med Shoab Ahmed Khan