A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Bøker - LAP LAMBERT Academic Publishing - 9783848423248 - 21. mars 2012
Ved uoverensstemmelse mellom cover og tittel gjelder tittel

A Hdl & Verilog Code: Simulated Output

Pris
NOK 539

Bestillingsvarer

Forventes levert 8. - 16. jul
Legg til iMusic ønskeliste
eller

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Media Bøker     Pocketbok   (Bok med mykt omslag og limt rygg)
Utgitt 21. mars 2012
ISBN13 9783848423248
Utgivere LAP LAMBERT Academic Publishing
Antall sider 132
Mål 150 × 8 × 226 mm   ·   215 g
Språk Tysk