Fortell venner om denne varen:
Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design Sathish Vimalraj Antony Jayasekar
Pris
NOK 429
Bestillingsvarer
Forventes levert 3. - 11. nov
Julegaver kan byttes frem til 31. januar
Få varsel om nye utgivelser fra Sathish Vimalraj Antony Jayasekar
Legg til iMusic ønskeliste
eller
Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design
Sathish Vimalraj Antony Jayasekar
The need for low power design is motivated by several factors, such as the emergence of portable systems, thermal considerations, reliability issues, and, most importantly, environmental concerns. Lots of power is wasted in an electronic device when the system is idle. This book introduces a new method of achieving low power by reducing the dependency of the clock signal in the design. It mainly focuses on obtaining low power by implementing asynchronous logic.
| Media | Bøker Pocketbok (Bok med mykt omslag og limt rygg) |
| Utgitt | 10. oktober 2011 |
| ISBN13 | 9783846518441 |
| Utgivere | LAP LAMBERT Academic Publishing |
| Antall sider | 92 |
| Mål | 150 × 6 × 226 mm · 155 g |
| Språk | Tysk |