Fortell venner om denne varen:
Advanced HDL Synthesis and SOC Prototyping 1st ed. 2019 edition
Taraate
Pris
Mex$ 3.317
Bestillingsvarer
Forventes levert 16. - 24. jul
Legg til iMusic ønskeliste
Eller
Advanced HDL Synthesis and SOC Prototyping 1st ed. 2019 edition
Taraate
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.
795 pages, 80 Illustrations, color; 60 Illustrations, black and white; V, 795 p. 140 illus., 80 illu
| Media | Bøker Bok |
| Utgitt | 18. januar 2019 |
| ISBN13 | 9789811087752 |
| Utgivere | Springer Verlag, Singapore |
| Antall sider | 307 |
| Mål | 664 g |
![Cover for Taraate · Logic Synthesis and SOC Prototyping (Bok) [1st ed. 2020 edition] (2020)](https://imusic.b-cdn.net/images/item/original/138/9789811513138.jpg?taraate-2020-logic-synthesis-and-soc-prototyping-bok&class=scaled&v=1604495806)