
Fortell venner om denne varen:
SystemVerilog for Hardware Description: RTL Design and Verification 2020 edition
Vaibbhav Taraate
Pris
Mex$ 1.595
Bestillingsvarer
Forventes levert 2. - 10. jul
Legg til iMusic ønskeliste
Eller
Finnes også som:
SystemVerilog for Hardware Description: RTL Design and Verification 2020 edition
Vaibbhav Taraate
This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
252 pages, 95 Illustrations, color; 9 Illustrations, black and white; XXI, 252 p. 104 illus., 95 ill
Media | Bøker Pocketbok (Bok med mykt omslag og limt rygg) |
Utgitt | 11. juni 2021 |
ISBN13 | 9789811544071 |
Utgivere | Springer Verlag, Singapore |
Antall sider | 252 |
Mål | 233 × 156 × 18 mm · 432 g |